完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLee, Ming-Daouen_US
dc.contributor.authorHo, ChiaHuaen_US
dc.contributor.authorYao, Yeong-Deren_US
dc.date.accessioned2014-12-08T15:02:05Z-
dc.date.available2014-12-08T15:02:05Z-
dc.date.issued2011-03-01en_US
dc.identifier.issn0018-9464en_US
dc.identifier.urihttp://dx.doi.org/10.1109/TMAG.2011.2106765en_US
dc.identifier.urihttp://hdl.handle.net/11536/796-
dc.description.abstractWe demonstrate a non-volatile CMOS fully compatible embedded memory cell with a hybrid resistive switching material, TiO(2)-SiO(2), in a 0.18 mu m node CMOS process. Both voltage-and temperature-dependent transports indicate that a Schottky-type resistance switching model dominates the TiO(2) based transition-metal-oxide resistive random access memory (TMO-RRAM) system. Data retention is improved by inserting a very thin SiO(2) layer between the bottom electrode and TiO(2) film to enhance the Schottky barrier height, while maintaining TiO(2) based RRAM characteristics.en_US
dc.language.isoen_USen_US
dc.titleCMOS Fully Compatible Embedded Non-Volatile Memory System With TiO(2)-SiO(2) Hybrid Resistive-Switching Materialen_US
dc.typeArticle; Proceedings Paperen_US
dc.identifier.doi10.1109/TMAG.2011.2106765en_US
dc.identifier.journalIEEE TRANSACTIONS ON MAGNETICSen_US
dc.citation.volume47en_US
dc.citation.issue3en_US
dc.citation.spage653en_US
dc.citation.epage655en_US
dc.contributor.department材料科學與工程學系zh_TW
dc.contributor.departmentDepartment of Materials Science and Engineeringen_US
顯示於類別:會議論文