Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | 任建葳 | en_US |
| dc.date.accessioned | 2014-12-13T10:35:20Z | - |
| dc.date.available | 2014-12-13T10:35:20Z | - |
| dc.date.issued | 2002 | en_US |
| dc.identifier.govdoc | NSC91-2218-E009-011 | zh_TW |
| dc.identifier.uri | http://hdl.handle.net/11536/93350 | - |
| dc.identifier.uri | https://www.grb.gov.tw/search/planDetail?id=786011&docId=151182 | en_US |
| dc.description.sponsorship | 行政院國家科學委員會 | zh_TW |
| dc.language.iso | zh_TW | en_US |
| dc.title | 用於軟體無線電基頻處理之系統晶片設計技術---子計劃III：數位訊號處理器與可重置加速器之設計(I) | zh_TW |
| dc.title | The Design of DSP Processor Core and Configurable Accelerator(I) | en_US |
| dc.type | Plan | en_US |
| dc.contributor.department | 交通大學電子工程研究所 | zh_TW |
| Appears in Collections: | Research Plans | |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.
