Full metadata record
DC FieldValueLanguage
dc.contributor.author張耀文en_US
dc.contributor.authorYAO-WENCHANGen_US
dc.date.accessioned2014-12-13T10:37:57Z-
dc.date.available2014-12-13T10:37:57Z-
dc.date.issued1998en_US
dc.identifier.govdocNSC87-2215-E009-041zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/94967-
dc.identifier.urihttps://www.grb.gov.tw/search/planDetail?id=398408&docId=70294en_US
dc.description.sponsorship行政院國家科學委員會zh_TW
dc.language.isozh_TWen_US
dc.subject場可程式閘列zh_TW
dc.subject邏輯模組zh_TW
dc.subject導線段zh_TW
dc.subject可程式化開關zh_TW
dc.subject繞線zh_TW
dc.subject可繞度zh_TW
dc.subject電腦輔助設計zh_TW
dc.subjectFPGAen_US
dc.subjectLogic moduleen_US
dc.subjectWire segmenten_US
dc.subjectProgrammable switchen_US
dc.subjectRoutingen_US
dc.subjectRoutabilityen_US
dc.subjectComputer-aided designen_US
dc.subjectCADen_US
dc.title對稱陣列型現場可程式化閘陣列導線段結構的設計與分析zh_TW
dc.titleDesign and Analysis of Symmetric Array-Based FPGA Segmentationsen_US
dc.typePlanen_US
dc.contributor.department交通大學資訊科學系zh_TW
Appears in Collections:Research Plans


Files in This Item:

  1. 872215E009041.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.