完整後設資料紀錄
DC 欄位語言
dc.contributor.authorSu, Jen-Yien_US
dc.contributor.authorMeng, Chinchunen_US
dc.contributor.authorLee, Yueh-Tingen_US
dc.contributor.authorHuang, Guo-Weien_US
dc.date.accessioned2014-12-08T15:12:40Z-
dc.date.available2014-12-08T15:12:40Z-
dc.date.issued2008-02-01en_US
dc.identifier.issn1531-1309en_US
dc.identifier.urihttp://dx.doi.org/10.1109/LMWC.2007.915097en_US
dc.identifier.urihttp://hdl.handle.net/11536/9748-
dc.description.abstractThe V-band coplanar waveguide (CPW)-microstrip line (MS)-CPW two-stage amplifier with the flip-chip bonding technique is demonstrated using 0.15 mu m AlGaAs/InGaAs pseudomorphic high electron mobility transistor technology. The CPW is used at input and output ports for flip-chip assemblies and the MS transmission line is employed in the interstage to reduce chip size. This two-stage amplifier employs transistors as the CPW-MS transition and the MS-CPW transition in the first stage and the second stage, respectively. The CPW-MS-CPW two-stage amplifier has a gain of 14.8 dB, input return loss of 10 dB and output return loss of 22 dB at 53.5 GHz. After the flip-chip bonding, the measured performances have almost the same value.en_US
dc.language.isoen_USen_US
dc.subjectcoplanar waveguide (CPW)en_US
dc.subjectflip-chip bondingen_US
dc.subjectmicrostrip line (NIS)en_US
dc.subjectpseudomorphic high electron mobility transistor (pHEMT)en_US
dc.titleCompact CPW-MS-CPW two-stage pHEMT amplifier compatible with flip chip technique in V-band frequenciesen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/LMWC.2007.915097en_US
dc.identifier.journalIEEE MICROWAVE AND WIRELESS COMPONENTS LETTERSen_US
dc.citation.volume18en_US
dc.citation.issue2en_US
dc.citation.spage112en_US
dc.citation.epage114en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000253225500014-
dc.citation.woscount0-
顯示於類別:期刊論文


文件中的檔案:

  1. 000253225500014.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。