完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Hung-kaien_US
dc.contributor.authorSu, Chauchinen_US
dc.date.accessioned2014-12-08T15:12:51Z-
dc.date.available2014-12-08T15:12:51Z-
dc.date.issued2007en_US
dc.identifier.isbn978-0-7695-2890-8en_US
dc.identifier.issn1081-7735en_US
dc.identifier.urihttp://hdl.handle.net/11536/9900-
dc.identifier.urihttp://dx.doi.org/10.1109/ATS.2007.29en_US
dc.description.abstractThis paper proposes an RF test and diagnosis methodology based on digital DFT structure and built-in DSP function of a SoC Chip. Constellation variation plots are proposed to identify the faulty component. Furthermore, linear interpolation is used to determine the amount of variation. The simulated test results show that the method is able to identify not only the faulty component but also the variation amount precise.en_US
dc.language.isoen_USen_US
dc.subjectRF testen_US
dc.subjectRF design-for-testabilityen_US
dc.subjectmixeren_US
dc.subjectlow noise amplifieren_US
dc.subjecttransceiveren_US
dc.titleA test and diagnosis methodology for RF transceiversen_US
dc.typeProceedings Paperen_US
dc.identifier.doi10.1109/ATS.2007.29en_US
dc.identifier.journalPROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUMen_US
dc.citation.spage135en_US
dc.citation.epage138en_US
dc.contributor.department電控工程研究所zh_TW
dc.contributor.departmentInstitute of Electrical and Control Engineeringen_US
dc.identifier.wosnumberWOS:000252080600023-
顯示於類別:會議論文


文件中的檔案:

  1. 000252080600023.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。