<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css">

THE EFFECT OF LAYOUT, SUBSTRATE WELL BIASES, AND TRIGGERING SOURCE LOCATION ON LATCHUP TRIGGERING CURRENTS IN BULK CMOS CIRCUITS

Thumbnail Image

Date

1989-04-01

Authors


Journal Title

Journal ISSN

Volume Title

Publisher

DOI

Abstract

Description

Keywords

Citation

URI

https://ir.lib.nycu.edu.tw/handle/11536/4389

Collections

期刊論文;;Articles

Endorsement

Review

Supplemented By

Referenced By