<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

The effect of IrO2-IrO2-Hf-LaAlO3 gate dielectric on the bias-temperature instability of 3-d GOI CMOSFETs

Loading...
Thumbnail Image

Journal Title

Journal ISSN

Volume Title

Publisher

DOI

10.1109/LED.2005.848130

Abstract

We have studied the bias-temperature instability of three-dimensional self-aligned metal-gate/high-&kappa;/Germanium-on-insulator (GOI) CMOSFETs, which were integrated on underlying 0.18 &mu; m CMOSFETs. The devices used IrO2-IrO2-Hf dual gates and a high-&kappa; LaAlO3 gate dielectric, and gave an equivalent-oxide thickness (EOT) of 1.4 nm. The metal-gate/high-&kappa;/GOI p-and n-MOSFETs displayed threshold voltage (V-t) shifts of 30 and 21 mV after 10 MV/cm, 85 &DEG; C stress for 1 h, comparable with values for the control two-dimensional (2-D) metal-gate/high-&kappa;-Si CMOSFETs. An extrapolated maximum voltage of -1.2 and 1.4 V for a ten-year lifetime was obtained from the bias-temperature stress measurements on the GOI CMOSFETs.

Description

Citation

Endorsement

Review

Supplemented By

Referenced By