瀏覽 的方式: 作者 Chen, Jung-Sheng

跳到: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字:  
顯示 1 到 11 筆資料,總共 11 筆
公開日期標題作者
2006Circuit performance degradation of sample-and-hold amplifier due to gate-oxide overstress in a 130-nm CMOS processChen, Jung-Sheng; Ker, Ming-Dou; 電機學院; College of Electrical and Computer Engineering
1-三月-2008Circuit performance degradation of switched-capacitor circuit with bootstrapped technique due to gate-oxide overstress in a 130-nm CMOS processChen, Jung-Sheng; Ker, Ming-Dou; 電機學院; College of Electrical and Computer Engineering
15-六月-2007Fabrication of a miniature CMOS-based optical biosensorHo, Wei-Jen; Chen, Jung-Sheng; Ker, Ming-Dou; Wu, Tung-Kung; Wu, Chung-Yu; Yang, Yuh-Shyong; Li, Yaw-Kuen; Yuan, Chiun-Jye; 生物科技學系; 應用化學系; 電子工程學系及電子研究所; Department of Biological Science and Technology; Department of Applied Chemistry; Department of Electronics Engineering and Institute of Electronics
2006Gate-oxide reliability on CMOS analog amplifiers in a 130-nm low-voltage CMOS processesChen, Jung-Sheng; Ker, Ming-Dou; 電機學院; College of Electrical and Computer Engineering
1-八月-2009Impact of Gate Leakage on Performances of Phase-Locked Loop Circuit in Nanoscale CMOS TechnologyChen, Jung-Sheng; Ker, Ming-Dou; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2007Impact of gate tunneling leakage on performances of phase locked loop circuit in nanoscale CMOS technologyChen, Jung-Sheng; Ker, Ming-Dou; 電機學院; College of Electrical and Computer Engineering
1-十一月-2007The impact of gate-oxide breakdown on common-source-amplifiers with diode-connected active load in low-voltage CMOS processesChen, Jung-Sheng; Ker, Ming-Dou; 電機學院; College of Electrical and Computer Engineering
1-六月-2008Impact of MOSFET gate-oxide reliability on CMOS operational amplifier in a 130-nm low-voltage processKer, Ming-Dou; Chen, Jung-Sheng; 電機學院; 電子工程學系及電子研究所; College of Electrical and Computer Engineering; Department of Electronics Engineering and Institute of Electronics
1-八月-2006New curvature-compensation technique for CMOS bandgap reference with sub-1-V operationKer, Ming-Dou; Chen, Jung-Sheng; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-九月-2007New gate-bias voltage-generating technique with threshold-voltage compensation for on-glass analog circuits in LTPS processChen, Jung-Sheng; Ker, Ming-Dou; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十一月-2019Swimming Pool Associated Vittaforma-Like Microsporidia Linked to Microsporidial Keratoconjunctivitis Outbreak, TaiwanChen, Jung-Sheng; Hsu, Tsui-Kang; Hsu, Bing-Mu; Chao, Shih-Chun; Huang, Tung-Yi; Ji, Dar-Der; Yang, Pei-Yu; Huang, I-Hsiu; 交大名義發表; National Chiao Tung University