1. 目前位置：

瀏覽 的方式： 作者 Liu, Sally

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 10 筆資料，總共 10 筆
公開日期標題作者
2006High performance band-pass filter embedded into SoCs using VLSI backend interconnects and high resistivity silicon substrateChen, C. C.; Chin, Albert; Yang, M. T.; Liu, Sally; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-八月-2009High-Performance Slow-Wave Transmission Lines With Optimized Slot-Type Floating ShieldsCho, Hsiu-Ying; Yeh, Tzu-Jin; Liu, Sally; Wu, Chung-Yu; 交大名義發表; National Chiao Tung University
1-二月-2008Investigation of anomalous inversion C-V characteristics for long-channel MOSFETs with leaky dielectrics: Mechanisms and reconstructionLee, Wei; Su, Pin; Su, Ke-Wei; Chiang, Chung-Shi; Liu, Sally; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-四月-2007Investigation of inversion capacitance-voltage reconstruction for metal oxide semiconductor field effect transistors with leaky dielectrics using BSIM4/SPICE and intrinsic input resistance modelLee, Wei; Su, Pin; Su, Ke-Wei; Chiang, Chung-Shi; Liu, Sally; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十一月-2006Modeling the well-edge proximity effect in highly scaled MOSFETsSheu, Yi-Ming; Su, Ke-Wei; Tian, Shiyang; Yang, Sheng-Jier; Wang, Chih-Chiang; Chen, Ming-Jer; Liu, Sally; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-十二月-2009A Novel Transmission-Line Deembedding Technique for RF Device CharacterizationCho, Hsiu-Ying; Huang, Jiun-Kai; Kuo, Chin-Wei; Liu, Sally; Wu, Chung-Yu; 交大名義發表; National Chiao Tung University
1-九月-2009OPTIMIZATION AND MODELING FOR MOS VARACTORS IN 65 nm LOW-POWER MIXED-SIGNAL/RADIO-FREQUENCY TECHNOLOGYChen, Chia Chung; Jiang, Meshon; Chang, Li Ming; Yeh, Tzu Jin; Liu, Feng Ming; Liu, Sally; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-八月-2006Reproducing subthreshold characteristics of metal-oxide-semiconductor field effect transistors under shallow trench isolation mechanical stress using a stress-dependent diffusion modelSheu, Yi-Ming; Yang, Sheng-Jier; Wang, Chih-Chiang; Chang, Chih-Sheng; Chen, Ming-Jer; Liu, Sally; Diaz, Carlos H.; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-四月-2016Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stackLiu, Chien; Chen, Ping-Guang; Xie, Meng-Jie; Liu, Shao-Nong; Lee, Jun-Wei; Huang, Shao-Jia; Liu, Sally; Chen, Yu-Sheng; Lee, Heng-Yuan; Liao, Ming-Han; Chen, Pang-Shiu; Lee, Min-Hung; 電子物理學系; Department of Electrophysics
四月-2016Simulation-based study of negative-capacitance double-gate tunnel field-effect transistor with ferroelectric gate stackLiu, Chien; Chen, Ping-Guang; Xie, Meng-Jie; Liu, Shao-Nong; Lee, Jun-Wei; Huang, Shao-Jia; Liu, Sally; Chen, Yu-Sheng; Lee, Heng-Yuan; Liao, Ming-Han; Chen, Pang-Shiu; Lee, Min-Hung; 電子物理學系; Department of Electrophysics
顯示 1 到 10 筆資料，總共 10 筆