瀏覽 的方式: 作者 Ni, Chia-Lung

跳到: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字:  
顯示 1 到 12 筆資料,總共 12 筆
公開日期標題作者
2011800V Ultra-High-Voltage Start-up Mechanism for Pre-regulator in Power Factor Correction (PFC) ControllerChen, Chi-Lin; Tsai, Jen-Chieh; Chen, Yi-Ting; Ni, Chia-Lung; Chen, Chun-Yen; Chen, Ke-Horng; 電控工程研究所; Institute of Electrical and Control Engineering
1-十一月-201392% High Efficiency and Low Current Mismatch Interleaving Power Factor Correction Controller With Variable Sampling Slope and Automatic Loading Detection TechniquesSu, Yi-Ping; Chen, Chun-Yen; Ni, Chia-Lung; Kang, Yu-Chai; Chen, Yi-Ting; Tsai, Jen-Chieh; Chen, Ke-Horng; Wang, Shih-Ming; Liang, Chao-Chiun; Ho, Chang-An; Yu, Tun-Hao; 資訊工程學系; Department of Computer Science
2012Automatic Loading Detection (ALD) Technique for 92% High Efficiency Interleaving Power Factor Correction (PFC) Over a Wide Output Power of 180WTsai, Jen-Chive; Chen, Chun-Yen; Chen, Yi-Ting; Ni, Chia-Lung; Su, Yi-Ping; Chen, Ke-Horng; Chen, Yu-Wen; Liang, Chao-Chiun; Ho, Chang-An; Yu, Tun-Hao; 電控工程研究所; Institute of Electrical and Control Engineering
1-七月-2014Boundary Conduction Mode Controlled Power Factor Corrector With Line Voltage Recovery and Total Harmonic Distortion Improvement TechniquesSu, Yi-Ping; Ni, Chia-Lung; Chen, Chun-Yen; Chen, Yi-Ting; Tsai, Jen-Chieh; Chen, Ke-Horng; 電機學院; 電機工程學系; College of Electrical and Computer Engineering; Department of Electrical and Computer Engineering
2013High-PF and Ultra-Low-THD Power Factor Correction Controller by Sinusoidal-Wave Synthesis and Optimized THD ControlChang, Chih-Wei; Ni, Chia-Lung; Tsai, Jen-Chieh; Chen, Yi-Ting; Chen, Chun-Yen; Chen, Ke-Horng; Chen, Long-Der; Yang, Cheng-Chen; 電控工程研究所; Institute of Electrical and Control Engineering
2011Perturbation On-time (POT) Control and Inhibit Time Control (ITC) in Suppression of THD of Power Factor Correction (PFC) DesignTsai, Jen-Chieh; Chen, Chi-Lin; Chen, Yi-Ting; Ni, Chia-Lung; Chen, Chun-Yen; Chen, Ke-Horng; Chen, Chih-Jen; Pan, Heng-Lin; 電控工程研究所; Institute of Electrical and Control Engineering
1-一月-2013Perturbation On-Time (POT) Technique in Power Factor Correction (PFC) Controller for Low Total Harmonic Distortion and High Power FactorTsai, Jen-Chieh; Chen, Chi-Lin; Chen, Yi-Ting; Ni, Chia-Lung; Chen, Chun-Yen; Chen, Ke-Horng; 電控工程研究所; Institute of Electrical and Control Engineering
1-三月-2015Time-Shift Current Balance Technique in Four-Phase Voltage Regulator Module with 90% Efficiency for Cloud ComputingSu, Yi-Ping; Chen, Wei-Chung; Huang, Yu-Ping; Chen, Chun-Yen; Ni, Chia-Lung; Chen, Ke-Horng; 電控工程研究所; Institute of Electrical and Control Engineering
1-七月-2013Triple Loop Modulation (TLM) for High Reliability and Efficiency in a Power Factor Correction (PFC) SystemTsai, Jen-Chieh; Ni, Chia-Lung; Chen, Chi-Lin; Chen, Yi-Ting; Chen, Chun-Yen; Chen, Ke-Horng; 電控工程研究所; Institute of Electrical and Control Engineering
2012Triple Loop Modulation (TLM) for High Reliability and Efficiency in Power Factor Correction (PFC) SystemTsai, Jen-Chieh; Ni, Chia-Lung; Chen, Chun-Yen; Chen, Yi-Ting; Chen, Chi-Lin; Chen, Ke-Horng; 電控工程研究所; Institute of Electrical and Control Engineering
2012Variable Sampling Slope (VSS) and No-Deadtime Ramp Generator (NDRG) Techniques for Closed-Loop Interleaving Power Factor Correction (PFC) Design with Suppression of Current MismatchChen, Chun-Yen; Peng, Ruei Hong; Tsai, Jen-Chieh; Kang, Yu-Chi; Ni, Chia-Lung; Chen, Yi-Ting; Chen, Ke-Horng; Wang, Shih-Ming; Lee, Ming-Wei; Luo, Hsin-Yu; 資訊工程學系; Department of Computer Science
2012具有線電壓重建及總諧波失真最佳化以達到0.99功率因數及1.7%總諧波失真之功率因數校正控制器倪嘉隆; Ni, Chia-Lung; 陳科宏; Chen, Ke-Horng; 電控工程研究所