1. 目前位置：

瀏覽 的方式： 作者 Shen, Wen-Wei

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 10 筆資料，總共 10 筆
公開日期標題作者
1-一月-20142.5D Heterogeneously Integrated Bio-Sensing Microsystem for Multi-Channel Neural-Sensing ApplicationsHuang, Po-Tsang; Chou, Lei-Chun; Huang, Teng-Chieh; Wu, Shang-Lin; Wang, Tang-Shuan; Lin, Yu-Rou; Cheng, Chuan-An; Shen, Wen-Wei; Chen, Kuan-Neng; Chiou, Jin-Chern; Chuang, Ching-Te; Hwang, Wei; Chen, Kuo-Hua; Chiu, Chi-Tsung; Cheng, Ming-Hsiang; Lin, Yueh-Lung; Tong, Ho-Ming; 交大名義發表; National Chiao Tung University
1-十二月-20142.5D Heterogeneously Integrated Microsystem for High-Density Neural Sensing ApplicationsHuang, Po-Tsang; Wu, Shang-Lin; Huang, Yu-Chieh; Chou, Lei-Chun; Huang, Teng-Chieh; Wang, Tang-Hsuan; Lin, Yu-Rou; Cheng, Chuan-An; Shen, Wen-Wei; Chuang, Ching-Te; Chen, Kuan-Neng; Chiou, Jin-Chern; Hwang, Wei; Tong, Ho-Ming; 交大名義發表; National Chiao Tung University
1-一月-20183-D Stacked Technology of DRAM-Logic Controller Using Through-Silicon Via (TSV)Shen, Wen-Wei; Lin, Yu-Min; Chen, Shang-Chun; Chang, Hsiang-Hung; Chang, Tao-Chih; Lo, Wei-Chung; Lin, Chien-Chung; Chou, Yung-Fa; Kwai, Ding-Ming; Kao, Ming-Jer; Chen, Kuan-Neng; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2018Optimization of laser release process for throughput enhancement of fan-out wafer-level packagingLee, Chia-Hsin; Su, Jay; Liu, Xiao; Wu, Qi; Lin, Jim-Wein; Lin, Puru; Ko, Cheng-Ta; Chen, Yu-Hua; Shen, Wen-Wei; Kou, Tzu-Ying; Huang, Shin-Yi; Lin, Ang-Ying; Lin, Yu-Min; Chen, Kuan-Neng; 交大名義發表; National Chiao Tung University
1-一月-2017Process Development and Material Characteristics of TSV-less Interconnection Technology for FOWLPShen, Wen-Wei; Lin, Yu-Min; Chang, Hsiang-Hung; Kuo, Tzu-Ying; Fu, Huan-Chun; Lee, Yuan-Chang; Lee, Shu-Man; Lin, Ang-Ying; Huang, Shin-Yi; Chang, Tao-Chih; Lee, Alvin; Su, Jay; Huang, Baron; Bai, Dongshun; Liu, Xiao; Chen, Kuan-Neng; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2018An RDL-First Fan-out Wafer-level Package for Heterogeneous Integration ApplicationsLin, Yu-Min; Wu, Sheng-Tsai; Shen, Wen-Wei; Huang, Shin-Yi; Kuo, Tzu-Ying; Lin, Ang-Ying; Chang, Tao-Chih; Chang, Hsiang-Hung; Lee, Shu-Man; Lee, Chia-Hsin; Su, Jay; Liu, Xiao; Wu, Qi; Chen, Kuan-Neng; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
19-一月-2017Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)Shen, Wen-Wei; Chen, Kuan-Neng; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2015Ultrathin Glass Wafer Lamination and Laser Debonding to Enable Glass Interposer FabricationShen, Wen-Wei; Chang, Hsiang-Hung; Wang, Jen-Chun; Ko, Cheng-Ta; Tsai, Leon; Wang, Bor Kai; Shorey, Aric; Lee, Alvin; Su, Jay; Bai, Dongshun; Huang, Baron; Lo, Wei-Chung; Chen, Kuan-Neng; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-二月-2018Uneven-Topography-Chip Packing Approach Using Double-Self-Assembly Technology for 3-D Heterogeneous IntegrationShen, Wen-Wei; Chang, Hsiao-Chun; Yang, Yu-Tao; Hu, Yu-Chen; Chen, Kuan-Neng; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-八月-2018Warpage Characteristics and Process Development of Through Silicon Via-Less Interconnection TechnologyShen, Wen-Wei; Lin, Yu-Min; Wu, Sheng-Tsai; Lee, Chia-Hsin; Huang, Shin-Yi; Chang, Hsiang-Hung; Chang, Tao-Chih; Chen, Kuan-Neng; 電子工程學系及電子研究所; 國際半導體學院; Department of Electronics Engineering and Institute of Electronics; International College of Semiconductor Technology
顯示 1 到 10 筆資料，總共 10 筆