1. You are Here：

Browsing by Author Tsai, Shang-Jen

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 4 of 4
Issue DateTitleAuthor(s)
Jun-2016Cross-matching caches: Dynamic timing calibration and bit-level timing-failure mask caches to reduce timing discrepancies with low voltage processorsWang, Po-Hao; Tsai, Shang-Jen; Tanjung, Rizal; Lin, Tay-Jyi; Wang, Jinn-Shyan; Chen, Tien-Fu; 資訊工程學系; Department of Computer Science
2015A Latency-Elastic and Fault-Tolerant Cache for Improving Performance and Reliability on Low Voltage OperationYu, Yung-Hui; Wang, Po-Han; Tsai, Shang-Jen; Chen, Tien-Fu; 資訊工程學系; Department of Computer Science
1-Dec-2017ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric ArchitecturesWang, Po-Hao; Chien, Yung-Chen; Tsai, Shang-Jen; Lin, Xuan-Yu; Tanjung, Rizal; Lin, Yi-Sian; Syu, Shu-Wei; Lin, Tay-Jyi; Wang, Jinn-Shyan; Chen, Tien-Fu; 資訊工程學系; Department of Computer Science
2015用於非對稱式處理器系統之可同盟字元線快取記憶體以暫時性效能提升蔡上仁; Tsai, Shang-Jen; 陳添福; Chen, Tien-Fu; 資訊科學與工程研究所
Showing results 1 to 4 of 4