Full metadata record
DC FieldValueLanguage
dc.contributor.authorHO Ying-Chiehen_US
dc.contributor.authorYang Yu-Shengen_US
dc.contributor.authorSu Chau-Chinen_US
dc.date.accessioned2014-12-16T06:15:01Z-
dc.date.available2014-12-16T06:15:01Z-
dc.date.issued2013-02-28en_US
dc.identifier.govdocH03K003/03zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/105070-
dc.description.abstractA ring oscillator includes (2N+1) inverting delay circuit cells, and each delay circuit cell has an input port and an output port, where N is an integer larger than zero. Each of these (2N+1) inverting delay circuit cells receives a control voltage, and all of the (2N+1) inverting delay circuit cells are electrically connected with each other in series. Furthermore, the input port of one of the (2N+1) inverting delay circuit cells is electrically connected with the output port of an adjacent delay circuit cell of the (2N+1) inverting delay circuit cells.zh_TW
dc.language.isozh_TWen_US
dc.titleRING OSCILLATORzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber20130049874zh_TW
Appears in Collections:Patents


Files in This Item:

  1. 20130049874.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.