Full metadata record
DC FieldValueLanguage
dc.contributor.authorChiu Yi-Teen_US
dc.contributor.authorChang Ming-Hungen_US
dc.contributor.authorYang Hao-Ien_US
dc.contributor.authorHwang Weien_US
dc.date.accessioned2014-12-16T06:15:06Z-
dc.date.available2014-12-16T06:15:06Z-
dc.date.issued2012-09-13en_US
dc.identifier.govdocG11C011/00zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/105134-
dc.description.abstractA static random access memory cell includes a latch unit. The latch unit includes a bi-inverting circuit and a switching circuit. The bi-inverting circuit has a first terminal and a second terminal. The switching circuit is electrically connected between the first terminal and the second terminal, wherein when the switching circuit is turned on, the switching circuit forms a feedback between the first terminal and the second terminal for latching the latch unit; and when the switching circuit is turned off, the feedback is removed to cause the SRAM cell to write a data bit to the latch unit.zh_TW
dc.language.isozh_TWen_US
dc.titleSTATIC RANDOM ACCESS MEMORY CELL AND METHOD OF OPERATING THE SAMEzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber20120230086zh_TW
Appears in Collections:Patents


Files in This Item:

  1. 20120230086.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.