Full metadata record
DC FieldValueLanguage
dc.contributor.authorJIANG Iris Hui-Ruen_US
dc.contributor.authorYANG Yu-Mingen_US
dc.date.accessioned2014-12-16T06:15:20Z-
dc.date.available2014-12-16T06:15:20Z-
dc.date.issued2011-11-10en_US
dc.identifier.govdocG06F017/50zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/105246-
dc.description.abstractA method for analog placement and global routing considering wiring symmetry performs a layout for a circuit which is described by a netlist having a set of devices and wires. First, the method inputs the netlist, and each device thereof has a design constraint and a corresponding priority. Based on the priorities, it performs a sorting on the devices to establish a constraint library. Then, based on the design constraint and corresponding priority of each device, the method establishes a hierarchical constraint tree. According to the hierarchical constraint tree, the method performs placement of each device, wherein possible shape of each device is represented by a shape curve. For each placement of the device, the method calculates a corresponding cost function. Then, it selects an optimum placement of the device according to the cost functions. The method establishes an RSMT for each wire and then performs an analog routing.zh_TW
dc.language.isozh_TWen_US
dc.titleMETHOD FOR ANALOG PLACEMENT AND GLOBAL ROUTING CONSIDERING WIRING SYMMETRYzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber20110276936zh_TW
Appears in Collections:Patents


Files in This Item:

  1. 20110276936.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.