完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHsieh, Chih-Renen_US
dc.contributor.authorChen, Yung-Yuen_US
dc.contributor.authorChung, Jer-Fuen_US
dc.contributor.authorLou, Jen-Chungen_US
dc.date.accessioned2014-12-08T15:17:54Z-
dc.date.available2014-12-08T15:17:54Z-
dc.date.issued2009-01-01en_US
dc.identifier.isbn978-1-4244-4297-3en_US
dc.identifier.issnen_US
dc.identifier.urihttp://hdl.handle.net/11536/12978-
dc.description.abstractIn this paper, the reliability of the fluorinated hafnium oxide (HfO(2)) gate dielectric using novel and CMOS compatible fluorinated silicate glass (FSG) process has been studied comprehensively for the first time. Due to dangling bonds and oxygen vacancies recovery by the fluorine atoms, higher transconductance, smaller stress-induced threshold voltage and interface state degradation are therefore obtained for the fluorinated HfO(2)/SiON gate stack.en_US
dc.language.isoen_USen_US
dc.subjectfluorineen_US
dc.subjectFSGen_US
dc.subjectHfO(2)en_US
dc.titleReliability Improvement of HfO(2)/SiON Gate Stacked nMOSFET using Fluorinated Silicate Glass Passivation Layeren_US
dc.typeProceedings Paperen_US
dc.identifier.journal2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009)en_US
dc.citation.volumeen_US
dc.citation.issueen_US
dc.citation.spage240en_US
dc.citation.epage242en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
顯示於類別:會議論文