完整後設資料紀錄
DC 欄位語言
dc.contributor.authorWang, SDen_US
dc.contributor.authorLo, WHen_US
dc.contributor.authorChang, TYen_US
dc.contributor.authorLei, TFen_US
dc.date.accessioned2014-12-08T15:19:03Z-
dc.date.available2014-12-08T15:19:03Z-
dc.date.issued2005-06-01en_US
dc.identifier.issn0741-3106en_US
dc.identifier.urihttp://dx.doi.org/10.1109/LED.2005.848095en_US
dc.identifier.urihttp://hdl.handle.net/11536/13683-
dc.description.abstractA process-compatible fluorine passivation technique of poly-Si thin-film transistors (TFTs) was demonstrated by employing a novel CF4 plasma treatment. Introducing fluorine atoms into poly-Si films can effectively passivate the trap states near the SiO2/poly-Si interface. With fluorine incorporation, the electrical characteristics of poly-Si TFTs can be significantly improved including a steeper subthreshold slope, smaller threshold voltage, lower leakage current, higher field-effect mobility, and better On/Off current ratio. Furthermore, the CF4 plasma treatment also improves the reliability of poly-Si TFTs with respect to hot-carrier stress, which is due to the formation of strong Si-F bonds.en_US
dc.language.isoen_USen_US
dc.subjectCF4 plasmaen_US
dc.subjectfluorineen_US
dc.subjectfluorine passivationen_US
dc.subjectpoly-Sien_US
dc.subjectprocess-compatibleen_US
dc.subjectreliabilityen_US
dc.subjectTFTsen_US
dc.titleA novel process-compatible fluorination technique with electrical characteristic improvements of poly-Si TFTsen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/LED.2005.848095en_US
dc.identifier.journalIEEE ELECTRON DEVICE LETTERSen_US
dc.citation.volume26en_US
dc.citation.issue6en_US
dc.citation.spage372en_US
dc.citation.epage374en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000229522000010-
dc.citation.woscount9-
顯示於類別:期刊論文


文件中的檔案:

  1. 000229522000010.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。