完整後設資料紀錄
DC 欄位語言
dc.contributor.author李奎佐zh_TW
dc.contributor.author孟慶宗zh_TW
dc.contributor.authorLee. Kuei-Tsoen_US
dc.contributor.authorMeng,Chin-Chunen_US
dc.date.accessioned2018-01-24T07:39:40Z-
dc.date.available2018-01-24T07:39:40Z-
dc.date.issued2017en_US
dc.identifier.urihttp://etd.lib.nctu.edu.tw/cdrfb3/record/nctu/#GT070360273en_US
dc.identifier.urihttp://hdl.handle.net/11536/140708-
dc.description.abstract本篇論文共有三個主題,包含5-GHz功率放大器、功率偵測對數放大器以及小面積耦合器,皆利用TSMC 0.18 um SiGe BiCMOS製程來實現。 第一部分為5-GHz雙模態功率放大器設計,利用電晶體面積縮小的方法來提升低功率輸出時的效率。第二部分介紹功率檢測器,以平行相加之連續偵測對數放大器架構來實現。 第三部分為小面積耦合器設計,本耦合器長度設計在遠小於四分之一波長處,並具有低耦合量、低損耗、高隔離度之特性。最後,將上述電路整合,達到5-GHz功率放大器之功率偵測之效果。zh_TW
dc.description.abstractThis thesis consists of three parts, including 5-GHz power amplifiers, logarithmic amplifiers, and small couplers. All of the circuits above are implemented with TSMC 0.18 um SiGe BiCMOS process. In the first part, the 5-GHz dual mode Power Amplifier is presented. The efficiency is enhanced by the method of physical-size reduction. The second part introduces a power detector, which is implemented with the Successive Detection Logarithmic Amplifier topology. The third part introduces the design of small couplers. The length of this coupler is far smaller than the quarter wavelength, and characteristics of low coupling, low loss, and high isolation. Finally, the circuits above are integrated together on a chip to achieve the power detection of a 5-GHz power amplifier.en_US
dc.language.isozh_TWen_US
dc.subject功率放大器zh_TW
dc.subject對數放大器zh_TW
dc.subject耦合器zh_TW
dc.subjectPower Amplifieren_US
dc.subjectLogarithmic Amplifieren_US
dc.subjectCoupleren_US
dc.title使用0.18 μm SiGe BiCMOS 製程實現具雙對數放大器及小面積耦合器做功率偵測之 5-GHz 雙模態功率放大器zh_TW
dc.title5-GHz Dual-Mode Power Amplifiers with Dual Logarithmic Amplifiers and a Small Coupler for Power Detection Using 0.18 μm SiGe BiCMOS Processen_US
dc.typeThesisen_US
dc.contributor.department電信工程研究所zh_TW
顯示於類別:畢業論文