完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Zuow-Zunen_US
dc.contributor.authorKuan, Yen-Chengen_US
dc.contributor.authorLi, Yileien_US
dc.contributor.authorHu, Boyuen_US
dc.contributor.authorWong, Chien-Hengen_US
dc.contributor.authorChang, Mau-Chung Franken_US
dc.date.accessioned2018-08-21T05:53:55Z-
dc.date.available2018-08-21T05:53:55Z-
dc.date.issued2017-04-01en_US
dc.identifier.issn0018-9200en_US
dc.identifier.urihttp://dx.doi.org/10.1109/JSSC.2017.2647925en_US
dc.identifier.urihttp://hdl.handle.net/11536/145344-
dc.description.abstractIn this paper, a low overhead phase noise cancellation technique for ring oscillator (RO)-based quadrature receivers is presented. The proposed technique operates in background and extracts RO phase noise as well as supply-induced phase noise from the digital phase-locked loop. The obtained phase noise information is then used to restore the randomly rotated baseband signal in digital domain. A receiver prototype is fabricated in standard 65-nm CMOS technology. It demonstrates a phase noise reduction from -88 to -109 dBc/Hz at 1-MHz offset and an integrated phase noise reduction from -16.8 to -34.6 dBc when operating at 2.4 GHz.en_US
dc.language.isoen_USen_US
dc.subjectDigital phase-locked loop (DPLL)en_US
dc.subjectfrequency synthesizeren_US
dc.subjectphase noise cancellationen_US
dc.subjectradio receiveren_US
dc.subjectring oscillator (RO)en_US
dc.subjectsub-sampling time-to-digital converter (TDC)en_US
dc.titleDPLL for Phase Noise Cancellation in Ring Oscillator-Based Quadrature Receiversen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/JSSC.2017.2647925en_US
dc.identifier.journalIEEE JOURNAL OF SOLID-STATE CIRCUITSen_US
dc.citation.volume52en_US
dc.citation.spage1134en_US
dc.citation.epage1143en_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.department國際半導體學院zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.contributor.departmentInternational College of Semiconductor Technologyen_US
dc.identifier.wosnumberWOS:000398975900024en_US
顯示於類別:期刊論文