標題: Modeling the Variability Caused by Random Grain Boundary and Trap-location Induced Asymmetrical Read Behavior for a Tight-pitch Vertical Gate 3D NAND Flash Memory Using Double-Gate Thin-Film Transistor (TFT) Device
作者: Hsiao, Yi-Hsuan
Lue, Hang-Ting
Chen, Wei-Chen
Chen, Chih-Ping
Chang, Kuo-Ping
Shih, Yen-Hao
Tsui, Bing-Yue
Lu, Chih-Yuan
交大名義發表
National Chiao Tung University
公開日期: 1-Jan-2012
摘要: The variability of the poly silicon thin film transistor (TFT) in 3D NAND Flash is a major concern. In this work, we have fabricated and characterized a 37.5nm half pitch 3D Vertical Gate (VG) NAND Flash, and successfully modeled the random grain boundary effect using TCAD simulation. In our model, the grain boundary creates interface states, resulting in large local band bending and a surface potential barrier. The gate-induced grain barrier lowering (GIGBL) and drain-induced grain barrier lowering (DIGBL) effects are the major physical mechanisms that affect the subthreshold behavior. By means of modeling, the impact of bit line (BL) and word line (WL) critical dimensions (CD) of the double-gate TFT device is studied extensively, where we find that narrower BL and larger WL CD's are the most critical parameters that provide tight Vt distribution and good memory window. For the first time, we have discovered an asymmetry of reverse read (RR) and forward read (FR) of the TFT device. The physical mechanism can be well explained by the DIGBL. With accurate modeling, the asymmetry of RR and FR can be used to determine the GB trap lateral location and interface trap density.
URI: http://hdl.handle.net/11536/146346
期刊: 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
Appears in Collections:Conferences Paper