完整後設資料紀錄
DC 欄位語言
dc.contributor.authorSu, Hong-Yanen_US
dc.contributor.authorChiang, Po-Tingen_US
dc.contributor.authorSamanta, Radhamanjarien_US
dc.contributor.authorLi, Yih-Langen_US
dc.date.accessioned2018-08-21T05:57:01Z-
dc.date.available2018-08-21T05:57:01Z-
dc.date.issued2017-01-01en_US
dc.identifier.urihttp://hdl.handle.net/11536/146938-
dc.description.abstractPower consumption is one of the key optimization objectives for modern integrated circuit designs. More than 40% of the total power consumption is contributed by clock trees due to their high frequency of switching and high capacitance. In the traditional physical design flow, placement is done before clock tree synthesis (CTS). CTS constructs a tree to connect the clock source with all the registers. Therefore, optimization of clock trees is limited by the quality of register placement. This paper proposes a post-global placement optimization procedure that integrates a fast three stage CTS method based on modified k-means clustering technique into a global placer. The fast three stage CTS constructs a virtual clock tree to guide global placement to favor CTS. Then a multi-level clock net contractive force according to the virtual clock tree is inserted to optimize register locations for reducing the clock tree wirelength. The experimental results show that the proposed optimization approach can reduce both the clock tree wirelength and clock net switching power at the cost of slight increase in half perimeter wirelength (HPWL).en_US
dc.language.isoen_USen_US
dc.subjectclock tree synthesis (CTS)en_US
dc.subjectpost-global placementen_US
dc.subjectforce-directeden_US
dc.titleClock Tree Aware Post-Global Placement Optimizationen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM)en_US
dc.citation.spage86en_US
dc.citation.epage90en_US
dc.contributor.department資訊工程學系zh_TW
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.identifier.wosnumberWOS:000425209500019en_US
顯示於類別:會議論文