完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Wei-Chenen_US
dc.contributor.authorLin, Horng-Chihen_US
dc.contributor.authorLin, Zer-Mingen_US
dc.contributor.authorHsu, Chin-Tsaien_US
dc.contributor.authorHuang, Tiao-Yuanen_US
dc.date.accessioned2019-04-02T05:58:35Z-
dc.date.available2019-04-02T05:58:35Z-
dc.date.issued2010-10-29en_US
dc.identifier.issn0957-4484en_US
dc.identifier.urihttp://dx.doi.org/10.1088/0957-4484/21/43/435201en_US
dc.identifier.urihttp://hdl.handle.net/11536/150057-
dc.description.abstractEmploying mix-and-match lithography of I-line stepper and e-beam direct writing, independent double-gated poly-Si nanowire thin film transistors with channel lengths ranging from 70 nm to 5 mu m were fabricated and characterized. Electrical measurements performed under cryogenic ambient displayed intriguing characteristics in terms of length dependent abrupt switching behavior for one of the single-gated modes. Through simulation and experimental verification, the root cause for this phenomenon was identified to be the non-uniformly distributed dopants introduced by ion implantation.en_US
dc.language.isoen_USen_US
dc.titleA study on low temperature transport properties of independent double-gated poly-Si nanowire transistorsen_US
dc.typeArticleen_US
dc.identifier.doi10.1088/0957-4484/21/43/435201en_US
dc.identifier.journalNANOTECHNOLOGYen_US
dc.citation.volume21en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000282511100002en_US
dc.citation.woscount2en_US
顯示於類別:期刊論文