標題: | MapReduce-Based Pattern Classification for Design Space Analysis |
作者: | Wu, Yan-Shiun Su, Hong-Yan Chang, Yi-Hsiang Topaloglu, Rasit Onur Li, Yih-Lang 交大名義發表 National Chiao Tung University |
關鍵字: | MapReduce;Prayer encoding;pattern classification;design for manufacturability |
公開日期: | 1-一月-2018 |
摘要: | With the ongoing reduction of feature size, design for manufacturability is a critical concern in advanced technology nodes. Pattern classification is a promising and widely employed approach for design space analysis, design rule generation, and yield optimization. In this paper, we propose a hybrid algorithm that account for two variations for classification metrics: feature edge displacement and total feature area difference. A MapReduce-based framework is proposed to reduce the complexity of the pattern classification problem such that orders of magnitude of performance improvement can be realized. Our experimental results indicate that regarding accuracy and runtime, this work outperforms the winner of the CAD Contest at ICCAD 2016 in terms of contest scoring measure. |
URI: | http://hdl.handle.net/11536/150810 |
ISSN: | 2474-2724 |
期刊: | 2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) |
顯示於類別: | 會議論文 |