完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChung, Steve S.en_US
dc.date.accessioned2019-04-02T06:04:27Z-
dc.date.available2019-04-02T06:04:27Z-
dc.date.issued2018-01-01en_US
dc.identifier.urihttp://hdl.handle.net/11536/151071-
dc.description.abstractCurrent bottleneck to the development of advanced 28nm and beyond nonvolatile memory is limited by the further scaling of existing flash memory, e.g., floating gate and SONOS, as a result of the scaling limit of the tunnel oxide as well as the retention issue. On the other hand, there is a strong demand to develop a memory cell which is compatible with the advanced logic HKMG CMOS generations for the embedded applications. In this talk, we will provide a solution on how to develop a replacement of FG and SONOS memories based on the resistive switching. This switching nonvolatile memory, named IT NVM, comprises a simple MIM structure on the top of the transistor gate while the readout is taken from the transistor V-th or I-d, similar to that of flash memory. A bilayer MIM is preferable for quality performance. Experimental results demonstrated that this memory exhibits good endurance, retention, and can solve the sneak path, forming issues in conventional crossbar ReRAM. The architecture of this basic NVM is especially useful for the embedded design in high-k metal-gate logic CMOS with 28nm and beyond. It has great potential for both NOR and NAND memory applications.en_US
dc.language.isoen_USen_US
dc.titleResistive Switching Non-volatile Memory Feasible for 28nm and Beyond Embedded Logic CMOS Technologyen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT)en_US
dc.citation.spage166en_US
dc.citation.epage169en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000458919700050en_US
dc.citation.woscount0en_US
顯示於類別:會議論文