標題: SMEM plus plus : A Pipelined and Time-Multiplexed SMEM Seeding Accelerator for Genome Sequencing
作者: Cong, Jason
Guo, Licheng
Huang, Po-Tsang
Wei, Peng
Yu, Tianhe
交大名義發表
National Chiao Tung University
公開日期: 1-Jan-2018
摘要: Next-generation sequencing motivates the research of FPGA acceleration for genome sequencing algorithms. The recently developed quadratic-time SMEM seeding algorithm becomes a time-consuming computation kernel in genome sequencing, but it has not been well studied. The fundamental challenge of accelerating the SMEM algorithm is to handle its large volume of random memory accesses. While the state-of-the-art SMEM accelerator attempts sacrifices the performance of individual processing elements to maximize the task-level parallelism, this methodology suffers a serious resource under utilization issue. Therefore, we propose SMEM++, a pipelined and time-multiplexed FPGA accelerator for SMEM algorithm. SMEM++ adopts the canonical non-blocking pipeline methodology and implements a fully pipelined accelerator with initiation interval equal to one. Moreover, we design a communication interface adapter to make the accelerator compatible to the target platform interface and increase its portability. Experiments on the Intel HARPv2 platform show that SMEM++ outperforms the original software by 24x, and outperforms the state-of-the-art SMEM accelerator design by 6.3x, with 43% less logic resource usage.
URI: http://dx.doi.org/10.1109/FPL.2018.00042
http://hdl.handle.net/11536/151118
ISSN: 1946-1488
DOI: 10.1109/FPL.2018.00042
期刊: 2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL)
起始頁: 210
結束頁: 214
Appears in Collections:Conferences Paper