完整後設資料紀錄
DC 欄位語言
dc.contributor.authorTsai, C. Y.en_US
dc.contributor.authorChin, Alberten_US
dc.date.accessioned2014-12-08T15:21:34Z-
dc.date.available2014-12-08T15:21:34Z-
dc.date.issued2012-01-01en_US
dc.identifier.issn0018-9383en_US
dc.identifier.urihttp://dx.doi.org/10.1109/TED.2011.2171970en_US
dc.identifier.urihttp://hdl.handle.net/11536/15329-
dc.description.abstractWe made the MoN-[SiO(2)-LaAlO(3)]-[Ge-HfON]-[LaAlO(3)-SiO(2)]-Si charge-trapping (CT) Flash device with a record-thinnest 2.5-nm equivalent-Si(3)N(4)-thickness trapping layer, a large 4.4-V initial memory window, a 3.2-V ten-year extrapolated retention window at 125 degrees C, and a 3.6-V endurance window at 106 cycles, under very fast 100 mu s and low +/- 16-V program/erase pulses. These were achieved using Ge reaction with a HfON trapping layer for better CT and retention.en_US
dc.language.isoen_USen_US
dc.titleHigh-Performance Charge-Trapping Flash Memory Device With an Ultrathin 2.5-nm Equivalent-Si(3)N(4)-Thickness Trapping Layeren_US
dc.typeArticleen_US
dc.identifier.doi10.1109/TED.2011.2171970en_US
dc.identifier.journalIEEE TRANSACTIONS ON ELECTRON DEVICESen_US
dc.citation.volume59en_US
dc.citation.issue1en_US
dc.citation.spage252en_US
dc.citation.epage254en_US
dc.contributor.department電機工程學系zh_TW
dc.contributor.departmentDepartment of Electrical and Computer Engineeringen_US
顯示於類別:期刊論文