完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Wen-Chiehen_US
dc.contributor.authorKer, Ming-Douen_US
dc.date.accessioned2019-12-13T01:12:52Z-
dc.date.available2019-12-13T01:12:52Z-
dc.date.issued2018-01-01en_US
dc.identifier.isbn978-1-5386-6989-1en_US
dc.identifier.urihttp://hdl.handle.net/11536/153303-
dc.description.abstractA new on-chip transient detection circuit which can detect electrical disturbances of system-level electrostatic discharge (ESD) is proposed. The circuit is designed with reduced physical area by utilizing dual-latched structure. With hardware/firmware co-design method, auto-recovery procedure can be activated by the detection circuit when microelectronic systems suffer system-level ESD events. The immunity level of microelectronic products against the electromagnetic interference (EMI) of ESD events can be effectively improved. The proposed on-chip transient detection circuit has been verified in a 0.18-mu m CMOS process with 1.8-V devices under system-level ESD tests.en_US
dc.language.isoen_USen_US
dc.subjectelectromagnetic compatibility (EMC)en_US
dc.subjectelectrostatic discharge (ESD)en_US
dc.subjectsystem-level ESDen_US
dc.subjecttransient detection circuiten_US
dc.titleOn-chip Transient Detection Circuit for Microelectronic Systems against Electrical Transient Disturbances due to ESD Eventsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2018 IEEE REGION TEN SYMPOSIUM (TENSYMP)en_US
dc.citation.spage36en_US
dc.citation.epage39en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000494440400008en_US
dc.citation.woscount0en_US
顯示於類別:會議論文