完整後設資料紀錄
DC 欄位語言
dc.contributor.authorYeh, Po-Chenen_US
dc.contributor.authorKuo, Chien-Nanen_US
dc.date.accessioned2020-10-05T02:02:22Z-
dc.date.available2020-10-05T02:02:22Z-
dc.date.issued2019-01-01en_US
dc.identifier.isbn978-1-7281-3517-5en_US
dc.identifier.urihttp://hdl.handle.net/11536/155523-
dc.description.abstractA W-band low-power, low-noise amplifier is designed and fabricated in 40 nm digital CMOS technology. The method of inductive gain boosting is utilized without extra power consumption. The circuit only consumes 10.8 mW dc power with a supply voltage of 1 V. The measured peak power gain achieves 14.5 dB at 93 GHz, while the minimum noise figure is 6.4 dB at 89 GHz. The circuit occupies a core area of only 0.07 mm(2).en_US
dc.language.isoen_USen_US
dc.subjectW-Banden_US
dc.subjectlow noise amplifieren_US
dc.subjectCMOSen_US
dc.subjectlow-poweren_US
dc.subjectin-boostingen_US
dc.subjectmillimeter-waveen_US
dc.titleA 94 GHz 10.8 mW Low-Noise Amplifier With Inductive Gain Boosting in 40 nm Digital CMOS Technologyen_US
dc.typeProceedings Paperen_US
dc.identifier.journalPROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC)en_US
dc.citation.spage1357en_US
dc.citation.epage1359en_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.identifier.wosnumberWOS:000565730300457en_US
dc.citation.woscount0en_US
顯示於類別:會議論文