完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLee, Jeng-Hanen_US
dc.contributor.authorLiu, Po-Tsunen_US
dc.date.accessioned2014-12-08T15:23:06Z-
dc.date.available2014-12-08T15:23:06Z-
dc.date.issued2012-07-01en_US
dc.identifier.issn0167-9317en_US
dc.identifier.urihttp://hdl.handle.net/11536/16254-
dc.description.abstractThis article investigates the surface potential distribution of a biased p(+)/n-well diode using secondary electron potential contrast (SEPC) with an in situ nano-probe trigger. The SEPC image is digitized and quantified for the conversion of the image contrast to the voltage scale, allowing for the identification of the depletion region and the electrical junction. The overlap length between the poly silicon gate and the V region is also depicted by two-dimensional (2-D) imaging. This study demonstrates that the proposed in situ nano-probe system is highly effective for surface potential mapping. (C) 2012 Elsevier B.V. All rights reserved.en_US
dc.language.isoen_USen_US
dc.subjectSecondary electron potential contrast (SEPC)en_US
dc.subjectScanning electron microscope (SEM)en_US
dc.subjectNano-probeen_US
dc.titleSurface potential mapping of p(+)/n-well junction by secondary electron potential contrast with in situ nano-probe biasingen_US
dc.typeArticleen_US
dc.identifier.journalMICROELECTRONIC ENGINEERINGen_US
dc.citation.volume95en_US
dc.citation.issueen_US
dc.citation.epage5en_US
dc.contributor.department光電工程學系zh_TW
dc.contributor.department顯示科技研究所zh_TW
dc.contributor.departmentDepartment of Photonicsen_US
dc.contributor.departmentInstitute of Displayen_US
dc.identifier.wosnumberWOS:000304515700002-
dc.citation.woscount0-
顯示於類別:期刊論文


文件中的檔案:

  1. 000304515700002.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。