Full metadata record
DC FieldValueLanguage
dc.contributor.authorHsieh, Chien-Yuen_US
dc.contributor.authorFan, Ming-Longen_US
dc.contributor.authorHu, Vita Pi-Hoen_US
dc.contributor.authorSu, Pinen_US
dc.contributor.authorChuang, Ching-Teen_US
dc.date.accessioned2014-12-08T15:23:33Z-
dc.date.available2014-12-08T15:23:33Z-
dc.date.issued2012-07-01en_US
dc.identifier.issn1063-8210en_US
dc.identifier.urihttp://hdl.handle.net/11536/16461-
dc.description.abstractIn this work, we propose three novel independently-controlled-gate Schmitt Trigger (IG_ST) FinFET SRAM cells for sub-threshold operation. The proposed IG_ST 8 T SRAM cells utilize split-gate FinFET devices with the front-gate devices serving as the stacking devices, and the back-gate devices serving as the intermediate node conditioning devices to provide built-in feedback mechanism for Schmitt Trigger action, thus reducing the cell transistor count/area and achieving improved static noise margin (SNM) and better tolerance to process variation and random variations. 3-D mixed-mode simulations are used to evaluate the Read static noise margin (RSNM), Write static noise margin (WSNM), hold static noise margin (HSNM), and Standby leakage of proposed cells, and results are compared with the standard 6 T cells and previously reported 10 T Schmitt Trigger sub-threshold SRAM cells. Compared with the conventional tied-gate 6 T cell, the proposed IG_ST SRAM cells demonstrate 1.81X and 2.11X higher nominal RSNM at V-CS = 0.4 and 0.15 V, respectively. The cell layouts and areas are assessed based on scaled ground rules from 32 nm node, and the density advantage over previously reported 10 T Schmitt Trigger sub-threshold SRAM cells are illustrated. The cell AC performance (Read access time, Write time, and Read access time versus the number of cells per bit-line considering worst-case data pattern for bit-line leakage) and temperature dependence are evaluated, and shown to be adequate for the intended sub-threshold applications. Compared with previously reported 10 T Schmitt Trigger sub-threshold SRAM cells, the proposed cells exhibit comparable or better RSNM, higher density, and lower Standby leakage current. 3-D mixed-mode Monte Carlo simulations are performed to investigate the impacts of process variations (L-eff, EOT, W-fin, and H-fin) and random variations (Gate LER and Fin LER) on RSNM, WSNM, and HSNM. Our results indicate that even at the worst corner, two of the proposed cells can provide sufficient margin of mu/sigma ratio.en_US
dc.language.isoen_USen_US
dc.subjectFinFETen_US
dc.subjectlow power SRAMen_US
dc.subjectSchmitt Triggeren_US
dc.subjectstatic noise marginen_US
dc.subjectsub-threshold SRAMen_US
dc.titleIndependently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMsen_US
dc.typeArticleen_US
dc.identifier.journalIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMSen_US
dc.citation.volume20en_US
dc.citation.issue7en_US
dc.citation.epage1201en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000305181800005-
dc.citation.woscount3-
Appears in Collections:Articles


Files in This Item:

  1. 000305181800005.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.