標題: A MRMDF FFT processor for MIMO OFDM applications
作者: Lin, Yu-Wei
Liao, Wan-Chun
Lee, Chen-Yi
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
公開日期: 2005
摘要: In this paper, the proposed pipelined FFT processor, which is based on MRMDF structure, can deal with the simultaneous multiple input sequences more efficiently for MIMO OFDM applications. Furthermore, the hardware costs of memory and complex multipliers in our method can be saved by means of delay feedback and data scheduling approaches. The higher-radix FFT algorithm is also realized in our processor to reduce the number of complex multiplications. A test chip for 802.11n system has been designed using 0.13 mu m 1P8M CMOS process with core area of 2142 x 660 mu m(2). Power dissipation is 5.2mW when 128 points FFT with four data streams are calculated.
URI: http://hdl.handle.net/11536/17992
http://dx.doi.org/10.1109/ASSCC.2005.251706
ISBN: 0-7803-9162-4
DOI: 10.1109/ASSCC.2005.251706
期刊: 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS
起始頁: 225
結束頁: 228
Appears in Collections:Conferences Paper


Files in This Item:

  1. 000240872200057.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.