Socillator test: A delay test scheme for embedded ICs in the boundary-scan environment

Abstract

A novel test scheme, which uses an oscillation source to supply the test signal and a transition detector to detect the arrival of the transition of the test signal through the CUT within the specific delay rime, is proposed. The scheme is ideal to test embedded chips in the boundary scan environment within an SOC.