| 標題: | SYNTHESIS OF MULTIVARIABLE MVL FUNCTIONS USING HYBRID MODE CMOS LOGIC |
| 作者: | CHANG, YJ LEE, CL 電子工程學系及電子研究所 Department of Electronics Engineering and Institute of Electronics |
| 公開日期: | 1994 |
| URI: | http://hdl.handle.net/11536/20151 |
| ISBN: | 0-8186-5650-6 |
| ISSN: | 0195-623X |
| 期刊: | TWENTY-FOURTH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS |
| 起始頁: | 35 |
| 結束頁: | 41 |
| 顯示於類別： | 會議論文 |
- 多值邏輯電路與運算放大器之合成與障礙模型 / 張永嘉;Yeong-Jar Chang;李崇仁;Chung Len Lee
- 多值邏輯電路的測試及多階級合成之研究 / 王慧民;Hui-Min Wang;李崇仁;Chung-Len Lee
- Optimizing cationic and neutral lipids for efficient gene delivery at high serum content / Chan, Chia-Ling;Ewert, Kai K.;Majzoub, Ramsey N.;Hwu, Yeu-Kuang;Liang, Keng S.
- NEW DESIGN METHODOLOGY AND NEW DIFFERENTIAL LOGIC-CIRCUITS FOR THE IMPLEMENTATION OF TERNARY LOGIC SYSTEMS IN CMOS-VLSI WITHOUT PROCESS MODIFICATION / HUANG, HY;WU, CY
- A new true-single-phase-clocking BiCMOS dynamic pipelined logic family for high-speed, low-voltage pipelined system applications / Tseng, YK;Wu, CY
Loading...