標題: Adaptive Power Control Technique on Power-Gated Circuitries
作者: Hsieh, Wei-Chih
Hwang, Wei
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
關鍵字: Power control;power gating;switching state determination mechanism
公開日期: 1-Jul-2011
摘要: An adaptive power control (APC) system on power-gated circuitries is proposed. The core technique is a switching state determination mechanism as an alternative of critical path replicas. It is intrinsically tolerant of process, voltage, and temperature (PVT) variations because it directly monitors the behavior of VDDV node. The APC system includes a multi-mode power gating network, a voltage sensor, a variable threshold comparator, a slack detection block, and a bank of bidirectional shift registers. By dynamically configuring the size of power gating devices, an average of 56.5% unused slack resulted from worst case margins or input pattern change can be further utilized. A 32-64 bit multiply-accumulate (MAC) unit is fabricated using UMC 90-nm standard process CMOS technology as a test vehicle. The measurement results of test chips exhibit an average of 12.39% net power reduction. A 7.96 x leakage reduction is reported by power gating the MAC unit. For the 32-bit multiplier of MAC, the area and power overhead of proposed APC system are 5% and 1.08%, respectively. Most of the overhead is contributed by power gating devices and their control signal buffers.
URI: http://dx.doi.org/10.1109/TVLSI.2010.2048587
http://hdl.handle.net/11536/22176
ISSN: 1063-8210
DOI: 10.1109/TVLSI.2010.2048587
期刊: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Volume: 19
Issue: 7
起始頁: 1167
結束頁: 1180
Appears in Collections:Articles


Files in This Item:

  1. 000292098600005.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.