完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChang, Chia-Lingen_US
dc.contributor.authorWu, Jieh-Tsorngen_US
dc.date.accessioned2014-12-08T15:35:45Z-
dc.date.available2014-12-08T15:35:45Z-
dc.date.issued2013en_US
dc.identifier.isbn978-1-4673-5762-3; 978-1-4673-5760-9en_US
dc.identifier.issn0271-4302en_US
dc.identifier.urihttp://hdl.handle.net/11536/24135-
dc.description.abstractA 2-1 MASH delta-sigma modulator (DSM) was fabricated using a 90nm CMOS technology. Operating at 6.25 MHz clock rate, this chip consumes 860 mu W under a 1 V supply. The over-sampling ratio is 128, and the signal-bandwidth is 24.4 kHz. This chip achieves a performance of 88 dB SNDR and 90 dB SNR. Its dynamic range is 100 dB. The chip area is 0.44 mm(2).en_US
dc.language.isoen_USen_US
dc.titleA 1-V 100-dB Dynamic Range 24.4-kHz Bandwidth Delta-Sigma Modulatoren_US
dc.typeProceedings Paperen_US
dc.identifier.journal2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)en_US
dc.citation.spage813en_US
dc.citation.epage816en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000332006801017-
顯示於類別:會議論文