Full metadata record
DC FieldValueLanguage
dc.contributor.authorChi-Lang Nguyenen_US
dc.contributor.authorNguyen Hong Quanen_US
dc.contributor.authorBinh-Tinh Tranen_US
dc.contributor.authorSu, Yung-Hsuanen_US
dc.contributor.authorTang, Shih-Hsuanen_US
dc.contributor.authorLuo, Guang-Lien_US
dc.contributor.authorChang, Edward-Yien_US
dc.date.accessioned2014-12-08T15:36:33Z-
dc.date.available2014-12-08T15:36:33Z-
dc.date.issued2014-07-01en_US
dc.identifier.issn1738-8090en_US
dc.identifier.urihttp://dx.doi.org/10.1007/s13391-014-4016-7en_US
dc.identifier.urihttp://hdl.handle.net/11536/24894-
dc.description.abstractHigh crystal quality, smooth surface and fully relaxed Ge1-xSix (0.05 <= x <= 0.1) buffers are grown on 6 degrees-off (100) Si substrate by UHV-CVD. A low-temperature (LT) Ge seed layer is used to improve the quality of the Ge1-xSix buffers. In this study, the LT-Ge seed layer is deposited directly onto the Si substrate at a low temperature of 315 degrees C. After that, stress-free Si0.1Ge0.9 and Si0.05Ge0.95 layers are grown, respectively. An in-situ annealing process is also performed for the Si0.1Ge0.9/LT-Ge layers to increase the degree of relaxation. The total thickness of the epitaxial layer is 270 nm, with the average surface roughness at 0.6 nm.en_US
dc.language.isoen_USen_US
dc.subjectGeen_US
dc.subjectSiGeen_US
dc.subjectUHV/CVDen_US
dc.subjectfully stress relaxationen_US
dc.titleEffect of Low Temperature Ge Seed Layer and Post Thermal Annealing on Quality of Ge1-xSix (0.05 <= x <= 0.1) Graded Buffer Layers by UHV-CVDen_US
dc.typeArticleen_US
dc.identifier.doi10.1007/s13391-014-4016-7en_US
dc.identifier.journalELECTRONIC MATERIALS LETTERSen_US
dc.citation.volume10en_US
dc.citation.issue4en_US
dc.citation.spage759en_US
dc.citation.epage762en_US
dc.contributor.department材料科學與工程學系zh_TW
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.department奈米中心zh_TW
dc.contributor.departmentDepartment of Materials Science and Engineeringen_US
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.contributor.departmentNano Facility Centeren_US
dc.identifier.wosnumberWOS:000339642600012-
dc.citation.woscount0-
Appears in Collections:Articles