完整後設資料紀錄
DC 欄位語言
dc.contributor.authorYEH, SCen_US
dc.contributor.authorSU, Sen_US
dc.contributor.authorLU, JPen_US
dc.date.accessioned2014-12-08T15:04:04Z-
dc.date.available2014-12-08T15:04:04Z-
dc.date.issued1994-03-15en_US
dc.identifier.issn0168-9002en_US
dc.identifier.urihttp://hdl.handle.net/11536/2579-
dc.description.abstractSilicon strip detectors with single-sided readout were designed and processed on 100 mm silicon wafers. Detectors with integrated coupling capacitors and polysilicon bias resistors were tested by electrical measurements. A 200 nm gate oxide thickness was chosen to provide a coupling capacitance of 9.75 pF/cm. A full depletion voltage of 80 V and leakage currents of 0.29, 0.64, 0.97, and 1.01 nA/strip for strip lengths of 2, 5, 7, and 8 cm, respectively were measured.en_US
dc.language.isoen_USen_US
dc.titleCAPACITIVELY COUPLED SI STRIP DETECTORS ON A 100 MM WAFERen_US
dc.typeArticle; Proceedings Paperen_US
dc.identifier.journalNUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENTen_US
dc.citation.volume342en_US
dc.citation.issue1en_US
dc.citation.spage49en_US
dc.citation.epage51en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:A1994NB21500008-
顯示於類別:會議論文