完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Pei-Yuen_US
dc.contributor.authorVan, Lan-Daen_US
dc.contributor.authorKhoo, I-Hungen_US
dc.contributor.authorReddy, Hari C.en_US
dc.contributor.authorLin, Chin-Tengen_US
dc.date.accessioned2014-12-08T15:37:51Z-
dc.date.available2014-12-08T15:37:51Z-
dc.date.issued2011-01-01en_US
dc.identifier.issn1549-8328en_US
dc.identifier.urihttp://dx.doi.org/10.1109/TCSI.2010.2055274en_US
dc.identifier.urihttp://hdl.handle.net/11536/26035-
dc.description.abstractThis paper presents two-dimensional (2-D) VLSI digital filter structures possessing various symmetries in the filter magnitude response. For this purpose, four Type-1 and four Type-2 power-efficient and cost-effective 2-D magnitude symmetry filter architectures possessing diagonal, fourfold rotational, quadrantal, and octagonal symmetries with reduced number of multipliers and one power-efficient and cost-effective multimode 2-D symmetry filter are given. By combining the identities of the four Type-1 symmetry filter structures, the proposed multimode 2-D symmetry filter is capable of providing four different operation modes: diagonal symmetry mode (DSM), fourfold rotational symmetry mode (FRSM), quadrantal symmetry mode (QSM), and octagonal symmetry mode (OSM). The proposed diagonal, fourfold rotational, quadrantal, and octagonal symmetry filter structures can attain power savings of 16.77%, 36.30%, 22.90%, and 37.73% with respect to that of the conventional 2-D filter design without symmetry. On the other hand, the proposed DSM, FRSM, QSM, and OSM modes can reduce power consumption by 11.01%, 31.42%, 17.53%, and 35.26% compared with that of the conventional 2-D filter design. The proposed multimode filter can result in a 63.25% area reduction compared with the sum of the areas of the four individual Type-1 symmetry filter structures.en_US
dc.language.isoen_USen_US
dc.subjectCost effectiveen_US
dc.subjectmultimodeen_US
dc.subjectpower efficienten_US
dc.subjectsymmetry filteren_US
dc.subject2-D filteren_US
dc.titlePower-Efficient and Cost-Effective 2-D Symmetry Filter Architecturesen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/TCSI.2010.2055274en_US
dc.identifier.journalIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERSen_US
dc.citation.volume58en_US
dc.citation.issue1en_US
dc.citation.spage112en_US
dc.citation.epage125en_US
dc.contributor.department資訊工程學系zh_TW
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.identifier.wosnumberWOS:000288244600010-
dc.citation.woscount6-
顯示於類別:期刊論文


文件中的檔案:

  1. 000288244600010.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。