完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHsieh, Wei-Chihen_US
dc.contributor.authorHwang, Weien_US
dc.date.accessioned2014-12-08T15:38:49Z-
dc.date.available2014-12-08T15:38:49Z-
dc.date.issued2010en_US
dc.identifier.isbn978-1-4244-5309-2en_US
dc.identifier.issn0271-4302en_US
dc.identifier.urihttp://hdl.handle.net/11536/26576-
dc.description.abstractIn this paper, a digital controlled push-pull linear voltage regulator is proposed. The designed regulator can provide a variable output voltage ranging from 0.5V to 1V in steps of 0.1V. It can supply a maximum of 100mA for each output level. A time interleaving control technique is also presented to enhance the output performance. By using UMC 65nm standard CMOS technology, the ripple of the output voltage when the load or output level changes is smaller than 10% of each specific output level. The current efficiency is 99.9% with only 126 mu A quiescent current.en_US
dc.language.isoen_USen_US
dc.titleLow Quiescent Current Variable Output Digital Controlled Voltage Regulatoren_US
dc.typeArticleen_US
dc.identifier.journal2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMSen_US
dc.citation.spage609en_US
dc.citation.epage612en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000287216000152-
顯示於類別:會議論文