完整後設資料紀錄
DC 欄位語言
dc.contributor.authorPearn, WLen_US
dc.contributor.authorChung, SHen_US
dc.contributor.authorChen, AYen_US
dc.contributor.authorYang, MHen_US
dc.date.accessioned2014-12-08T15:39:20Z-
dc.date.available2014-12-08T15:39:20Z-
dc.date.issued2004-04-18en_US
dc.identifier.issn0925-5273en_US
dc.identifier.urihttp://dx.doi.org/10.1016/S0925-5273(03)00186-5en_US
dc.identifier.urihttp://hdl.handle.net/11536/26866-
dc.description.abstractThe integrated-circuit final testing scheduling problem (ICFTSP) with reentry is a variation of the complex flow-shop scheduling problem, which is also a generalization of the classical reentrant flow batch process problem, and the identical parallel machine problem. In this paper, we present a case study on the ICFTSP with reentry, which is taken from a final testing shop floor in an integrated circuit manufacturing factory. For the case investigated, the jobs are clustered by their product types, which must be processed on groups of parallel machines at various process stages following the manufacturing sequence, which must be completed before the due dates. The job processing time depends on the product type, and the machine setup time is sequentially dependent on the orders of jobs processed. The objective is to schedule jobs without violating all constraints, while the total machine workload is minimized. Since the ICFTSP has reentry characteristic, and involves job processing precedence, serial-processing stage, batch-processing stage, job clusters, job-cluster dependent processing time, due dates, machine capacity, and sequence dependent setup time, it is more difficult to solve than the classical flow-shop scheduling problem. We present three fast network algorithms to efficiently solve the ICFTSP with reentry and provide a performance comparison between the three algorithms on eight test problems. (C) 2003 Elsevier B.V. All rights reserved.en_US
dc.language.isoen_USen_US
dc.subjectreentrant flow linesen_US
dc.subjectcomplex flow shopen_US
dc.subjectparallel-machine scheduling problemen_US
dc.subjectsequence dependent setup timeen_US
dc.subjectdue dateen_US
dc.titleA case study on the multistage IC final testing scheduling problem with reentryen_US
dc.typeArticleen_US
dc.identifier.doi10.1016/S0925-5273(03)00186-5en_US
dc.identifier.journalINTERNATIONAL JOURNAL OF PRODUCTION ECONOMICSen_US
dc.citation.volume88en_US
dc.citation.issue3en_US
dc.citation.spage257en_US
dc.citation.epage267en_US
dc.contributor.department工業工程與管理學系zh_TW
dc.contributor.departmentDepartment of Industrial Engineering and Managementen_US
dc.identifier.wosnumberWOS:000220907500003-
dc.citation.woscount30-
顯示於類別:期刊論文


文件中的檔案:

  1. 000220907500003.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。