完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Liu, CY | en_US |
dc.contributor.author | Tseng, TY | en_US |
dc.date.accessioned | 2014-12-08T15:39:49Z | - |
dc.date.available | 2014-12-08T15:39:49Z | - |
dc.date.issued | 2004 | en_US |
dc.identifier.issn | 0272-8842 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/27204 | - |
dc.identifier.uri | http://dx.doi.org/10.1016/j.ceramint.2003.12.020 | en_US |
dc.description.abstract | SrTiO3 (STO) gate dielectrics were deposited on p-type silicon substrate by radio-frequency (rf) magnetron sputtering in an Ar-O-2 and Ar-N-2 mixed ambient to form metal/insulator/semiconductor (MIS) capacitor to investigate capacitance-voltage (C-V) and current-voltage (I-V) characteristics. Schottky emission and Fowler-Nordheim tunneling mechanisms were responsible for the leakage current of nitrogen-grown STO-based MIS capacitors at the low and high electric field under accumulation condition, respectively, while the generation current dominated the leakage mechanism under the inversion condition due to the highly leaky insulator and the lack of electrons. The depletion width under the inversion condition would broaden to generate more electrons to maintain the leakage current and lead to capacitance decreasing under higher bias voltage, which is called as deep depletion. Therefore, the deep depletion and leakage current saturation under inversion condition would occur at the same time. The correlation between the deep depletion and the leakage mechanism in STO-based gate dielectric capacitor under inversion condition was used to extract the generation lifetime of silicon substrate. The normalized C-V measurements at 1 kHz under illumination were also made to examine the results of extracted generation lifetime. The extracted generation lifetime could provide a simple method to judge the quality of silicon substrates. (C) 2004 Elsevier Ltd and Techna Group S.r.1. All rights reserved. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | films | en_US |
dc.subject | electrical properties | en_US |
dc.subject | dielectric properties | en_US |
dc.subject | lifetime | en_US |
dc.subject | capacitors | en_US |
dc.subject | SrTiO3 | en_US |
dc.title | Correlation between deep depletion and current-voltage saturation of SrTiO3 gate dielectric capacitor | en_US |
dc.type | Article; Proceedings Paper | en_US |
dc.identifier.doi | 10.1016/j.ceramint.2003.12.020 | en_US |
dc.identifier.journal | CERAMICS INTERNATIONAL | en_US |
dc.citation.volume | 30 | en_US |
dc.citation.issue | 7 | en_US |
dc.citation.spage | 1101 | en_US |
dc.citation.epage | 1106 | en_US |
dc.contributor.department | 電子工程學系及電子研究所 | zh_TW |
dc.contributor.department | Department of Electronics Engineering and Institute of Electronics | en_US |
dc.identifier.wosnumber | WOS:000224168300007 | - |
顯示於類別: | 會議論文 |