完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChung, SHen_US
dc.contributor.authorHuang, HWen_US
dc.date.accessioned2014-12-08T15:42:49Z-
dc.date.available2014-12-08T15:42:49Z-
dc.date.issued2002-02-01en_US
dc.identifier.issn0740-817Xen_US
dc.identifier.urihttp://dx.doi.org/10.1023/A:1011935728647en_US
dc.identifier.urihttp://hdl.handle.net/11536/29030-
dc.description.abstractDue to the interaction between the process complexity and equipment diversity in a wafer fab, it is rather difficult to estimate the material flow time of wafer lots. Facing competition, it is common for a wafer fab to produce a certain quantity of engineering lots. However, introducing engineering lots into the factory will increase the complexity of the material flow control and the difficulty in cycle time estimation. The purpose of this paper is to develop cycle time estimation algorithms for a wafer fab by analyzing the material flow characteristics. Simulation results have shown that the algorithm is capable of generating satisfactory cycle time estimations with or without existing engineering lots.en_US
dc.language.isoen_USen_US
dc.titleCycle time estimation for wafer fab with engineering lotsen_US
dc.typeArticleen_US
dc.identifier.doi10.1023/A:1011935728647en_US
dc.identifier.journalIIE TRANSACTIONSen_US
dc.citation.volume34en_US
dc.citation.issue2en_US
dc.citation.spage105en_US
dc.citation.epage118en_US
dc.contributor.department工業工程與管理學系zh_TW
dc.contributor.departmentDepartment of Industrial Engineering and Managementen_US
dc.identifier.wosnumberWOS:000171291800002-
dc.citation.woscount15-
顯示於類別:期刊論文


文件中的檔案:

  1. 000171291800002.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。