標題: | Unified functional decomposition via encoding for FPGA technology mapping |
作者: | Jiang, JH Jou, JY Huang, JD 電子工程學系及電子研究所 Department of Electronics Engineering and Institute of Electronics |
關鍵字: | compatible class encoding;FPGA;functional decomposition;technology mapping |
公開日期: | 1-四月-2001 |
摘要: | Functional decomposition has recently been adopted for look-up tabel (LUT)-based field-programmable gate array (FPGA) technology mapping with good results. In this paper we propose a novel method to unify functional single;output and multiple-output decomposition. We first address a compatible class encoding algorithm to minimize the number of compatible classes in the image function. After applying the encoding algorithm, we can therefore improve the decomposability in the subsequent decomposition of the; image function. The above encoding algorithm is then extended to encode multiple-output functions through the construction of a hyperfunction, Common subexpressions among these multiple-output functions can be extracted during the decomposition of the hyperfunction, Consequently, we can handle multiple-output decomposition in the same manner as single-output decomposition. Experimental results show that our algorithms are promising. |
URI: | http://dx.doi.org/10.1109/92.924031 http://hdl.handle.net/11536/29741 |
ISSN: | 1063-8210 |
DOI: | 10.1109/92.924031 |
期刊: | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS |
Volume: | 9 |
Issue: | 2 |
起始頁: | 251 |
結束頁: | 260 |
顯示於類別: | 期刊論文 |