完整後設資料紀錄
DC 欄位語言
dc.contributor.authorMa, Ming-Wenen_US
dc.contributor.authorChen, Chih-Yangen_US
dc.contributor.authorSu, Chun-Jungen_US
dc.contributor.authorWu, Woei-Cherngen_US
dc.contributor.authorYang, Tsung-Yuen_US
dc.contributor.authorKao, Kuo-Hsingen_US
dc.contributor.authorChao, Tien-Shengen_US
dc.contributor.authorLei, Tan-Fuen_US
dc.date.accessioned2014-12-08T15:44:27Z-
dc.date.available2014-12-08T15:44:27Z-
dc.date.issued2008-03-01en_US
dc.identifier.issn0038-1101en_US
dc.identifier.urihttp://dx.doi.org/10.1016/j.sse.2007.07.018en_US
dc.identifier.urihttp://hdl.handle.net/11536/30031-
dc.description.abstractIn this paper, we demonstrate the low-temperature polycrystalline silicon thin-film transistors (LTPS-TFTs) with TaN metal-gate and HfO2 gate dielectric to achieve high performance characteristics. A high performance LTPS-TFT with low threshold voltage 0.9 V, excellent subthreshold swing 0.15 V/decade and high I-on/I-min current ratio 1.9 x 10(6) are derived without any hydrogen treatment. In addition, we also introduce the fluorine implantation prior to the Si thin-film crystallization to passivate the defects in grain-boundaries of the channel film and HfO2/polysilicon interface. Significant improvements on subthreshold swing and I-min are observed. In addition, the transconductance degradation and threshold voltage instability due to hot carrier stress is also investigated, respectively. Finally, we derive a high reliability and performance LTPS-TFT with low threshold voltage similar to 1.38 V, ultra-low subthreshold swing 0.132 V/decade and high I-on/I-min current ratio 1.21 x 10(7), which is suitable for the application of system-on panel (SOP). (c) 2007 Elsevier Ltd. All rights reserved.en_US
dc.language.isoen_USen_US
dc.subjectLTPS-TFTsen_US
dc.subjectmetal-gateen_US
dc.subjecthigh-kappaen_US
dc.subjectfluorine implantationen_US
dc.titleImprovement on performance and reliability of TaN/HfO2 LTPS-TFTs with fluorine implantationen_US
dc.typeArticle; Proceedings Paperen_US
dc.identifier.doi10.1016/j.sse.2007.07.018en_US
dc.identifier.journalSOLID-STATE ELECTRONICSen_US
dc.citation.volume52en_US
dc.citation.issue3en_US
dc.citation.spage342en_US
dc.citation.epage347en_US
dc.contributor.department電子物理學系zh_TW
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electrophysicsen_US
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000255529100002-
顯示於類別:會議論文


文件中的檔案:

  1. 000255529100002.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。