标题: | NEW FAST FIXED-DELAY SIZING ALGORITHM FOR HIGH-PERFORMANCE CMOS COMBINATIONAL LOGIC-CIRCUITS AND ITS APPLICATIONS |
作者: | HWANG, JS WU, CY 电子工程学系及电子研究所 Department of Electronics Engineering and Institute of Electronics |
关键字: | ALGORITHMS;CMOS;COMBINATIONAL LOGIC |
公开日期: | 1-九月-1992 |
摘要: | A sizing methodology called the near-characteristic waveform-synthesising method (NCWSM) is proposed to determine the device sizes of CMOS combinational logic circuits under a fixed delay specification. By using accurate physical timing models and the NCWSM, a fixed-delay sizing algorithm is developed and implemented, which sizes circuits quickly and globally. It can handle CMOS inverters, multi-input NAND/NOR gates, and AOI/OAI gates, all with device channel lengths down to 1.5 mum. It is shown through experimental verifications that the proposed algorithm can size a circuit with much smaller CPU time than that for the heuristic approach, and the resultant circuit power dissipations are nearly the same. As the circuit complexity increases, the above advantageous feature becomes more significant and the minimum realisable delay is even smaller than that of the heuristic approach. With high efficiency and delay accuracy, the proposed sizing algorithm and methodology can handle large-scale circuits with less design time. It can also serve to provide a good initial guess for more advanced sizing operations. |
URI: | http://hdl.handle.net/11536/3310 |
ISSN: | 0143-7062 |
期刊: | IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES |
Volume: | 139 |
Issue: | 5 |
起始页: | 379 |
结束页: | 386 |
显示于类别: | Articles |
文件中的档案:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.