完整後設資料紀錄
DC 欄位語言
dc.contributor.author蘇楷書en_US
dc.contributor.authorSu, Kai-Shuen_US
dc.contributor.author許騰尹en_US
dc.contributor.authorHsu, Terng-Yinen_US
dc.date.accessioned2014-12-12T01:43:51Z-
dc.date.available2014-12-12T01:43:51Z-
dc.date.issued2010en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#GT079755632en_US
dc.identifier.urihttp://hdl.handle.net/11536/45976-
dc.description.abstract本論文提出了以軟體控制之鎖相迴路平台。此平台透過Advanced Microcontroller Bus Architecture (AMBA) 整合AndesCore CPU及誤差偵測器 (Error Detector)、數位控制振盪器 (Digital Controlled Oscillator, DCO)等矽智產 (IP)。使用C/C++等高階語言實作「鎖相迴路演算法」,利用CPU的運算能力執行此演算法控制其他IP。所有的IP皆以標準元件數位電路方式實作,並透過修改演算法之方式來更動平台之規格,以降低設計成本。zh_TW
dc.description.abstractThis thesis is proposed to the ARM-based platform of software-defined phase-locked loop. This platform is combined of AndesCore CPU and silicon intellectual property (IP) such as Error Detector and Digital Controlled Oscillator (DCO), all IPs and CPU are integrated with Advanced Microcontroller Bus Architecture (AMBA). The proposed「phase-locked loop algorithm」is implemented by high level language such as C/C++ and executed by CPU to control the IPs, all IPs are implemented by standard-cell-based design. The specification of the platform can be changed by modifying the algorithm to reduce design cost.en_US
dc.language.isoen_USen_US
dc.subject鎖相迴路zh_TW
dc.subjectphase-locked loopen_US
dc.title以ARM為基礎之鎖相迴路軟體化平台zh_TW
dc.titleARM-based Software-defined Phase-locked Loop Platformen_US
dc.typeThesisen_US
dc.contributor.department資訊科學與工程研究所zh_TW
顯示於類別:畢業論文


文件中的檔案:

  1. 563201.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。