完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Li, Yih-Lang | en_US |
dc.contributor.author | Chen, Hsin-Yu | en_US |
dc.contributor.author | Lin, Chih-Ta | en_US |
dc.date.accessioned | 2014-12-08T15:06:19Z | - |
dc.date.available | 2014-12-08T15:06:19Z | - |
dc.date.issued | 2007-04-01 | en_US |
dc.identifier.issn | 0278-0070 | en_US |
dc.identifier.uri | http://dx.doi.org/10.1109/TCAD.2007.891381 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/4906 | - |
dc.description.abstract | The implicit-connection-graph-based router is superior to the tile-based router in terms of routing graph construction and point querying. However, the implicit connection graph has a higher degree of routing graph complexity. In this paper, a new multilayer implicit-connection-graph-based gridless router called NEMO is developed. Unlike the first implicit-connectiongraph-based router that embeds all routing layers onto a routing plane, NEMO constructs a routing plane for each routing layer. Additionally, each routing plane comprises tiles, not an array of grid points with their connecting edges, and consequently, the complexity of the routing problem decreases. Each grid point then represents exactly one tile or its left-bottom corner such that a tile query is equivalent to any point query inside the queried tile, and a grid maze becomes tile propagation. Furthermore, to accelerate path search, continuous space tiles are combined as a pseudo maximum horizontally or vertically stripped tile. Experimental results reveal that NEMO conducts a point-to-point path search around ten times faster than the implicit-connection-graph-based router. General-purpose routing by NEMO also improves routing performance by approximately 1.69x-55.82x, as compared to previously published works based on a set of commonly used MCNC benchmark circuits. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | physical design | en_US |
dc.subject | routing | en_US |
dc.title | NEMO: A new implicit-connection-graph-based gridless router with multilayer planes and pseudo tile propagation | en_US |
dc.type | Article; Proceedings Paper | en_US |
dc.identifier.doi | 10.1109/TCAD.2007.891381 | en_US |
dc.identifier.journal | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | en_US |
dc.citation.volume | 26 | en_US |
dc.citation.issue | 4 | en_US |
dc.citation.spage | 705 | en_US |
dc.citation.epage | 718 | en_US |
dc.contributor.department | 交大名義發表 | zh_TW |
dc.contributor.department | National Chiao Tung University | en_US |
dc.identifier.wosnumber | WOS:000245190500009 | - |
顯示於類別: | 會議論文 |