標題: Investigation of inversion capacitance-voltage reconstruction for metal oxide semiconductor field effect transistors with leaky dielectrics using BSIM4/SPICE and intrinsic input resistance model
作者: Lee, Wei
Su, Pin
Su, Ke-Wei
Chiang, Chung-Shi
Liu, Sally
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
關鍵字: MOSFET;MOS capacitance;C-V;ultrathin gate oxide and intrinsic input resistance
公開日期: 1-Apr-2007
摘要: This paper presents an inversion capacitance-voltage (C-V) reconstruction method for long-channel metal oxide semiconductor field effect transistors (MOSFETs) using the BSIM4/SPICE and the intrinsic input resistance (R-ii) model. The concept of Rii has been validated by segmented BSIM4/SPICE simulation. Since the Rii model is scalable with V-Gs and L, our R-ii approach is physically accurate. Due to its simplicity, this method may provide an option for regular process monitoring purposes.
URI: http://dx.doi.org/10.1143/JJAP.46.1870
http://hdl.handle.net/11536/4948
ISSN: 0021-4922
DOI: 10.1143/JJAP.46.1870
期刊: JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS
Volume: 46
Issue: 4B
起始頁: 1870
結束頁: 1873
Appears in Collections:Conferences Paper


Files in This Item:

  1. 000247050200009.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.