完整後設資料紀錄
DC 欄位語言
dc.contributor.author張祐慈en_US
dc.contributor.authorYutzu Changen_US
dc.contributor.author陳明哲en_US
dc.contributor.authorProf. Ming–Jer Chenen_US
dc.date.accessioned2014-12-12T02:28:06Z-
dc.date.available2014-12-12T02:28:06Z-
dc.date.issued2001en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#NT900428047en_US
dc.identifier.urihttp://hdl.handle.net/11536/68741-
dc.description.abstract在超大型積體電路技術的可靠度議題研究中,超薄閘極氧化層的介電崩潰一直是個重要的研究方向。 本篇論文中,我們提出了一個一致的模型來解釋因時變化介電崩潰的物理機制,這個模型結合了現有的陽極電動穿遂模型以及本實驗室提出的蒙第卡羅球體統計模型。一般相信,氧化層陷阱的產生是由於高能電子撞擊游離產生的電子電動洞對中的電洞受到氧化層電場的吸引穿過氧化層所造成。當氧化層中,球型陷阱堆疊形成一連接兩端接面的通道時,介電崩潰發生,此時,中性電子陷阱的密度可由球體統計模型來量化。我們發現,陷阱密度在氧化層厚度小於2.7奈米之後是一個常數值。因此,我們可以模擬出不同氧化層厚度下達到介電崩潰所需的電子密度對氧化層電場的數值。zh_TW
dc.description.abstractThe dielectric breakdown of ultrathin gate oxides in metal-oxide-semiconductor field-effect-transistors (MOSFETs) is an important reliability issue in ULSI (Ultra Large Scale Integration) technology. A consistent model for intrinsic time-dependent dielectric breakdown (TDDB) of thin oxide is introduced. This model links the existing anode hole injection model and the trap generation statistical model together and describes wearout as a hole induced generation of electron traps. Breakdown in thin oxide is defined as conduction via these traps from one interface to the other, as soon as a critical density of neutral electron traps in the oxide is reached. We will show that neutral electron trap density saturates to a constant for gate oxide thickness less than 2.5nm as well as predict the oxide thickness dependence of QBD distribution.en_US
dc.language.isoen_USen_US
dc.subject氧化層zh_TW
dc.subject介電崩潰zh_TW
dc.subject球體模型zh_TW
dc.subjectBreakdownen_US
dc.subjectSphere modelen_US
dc.subjectoxideen_US
dc.title超薄閘極氧化層之球體模型及崩潰物理zh_TW
dc.titleSphere Model and Breakdown Physics in Ultrathin Gate Oxidesen_US
dc.typeThesisen_US
dc.contributor.department電子研究所zh_TW
顯示於類別:畢業論文