標題: 適用於DCS-1800 無線通訊規格1.8GHz 之互補式金氧半頻率合成器
A Fully Integrated CMOS 1.8GHz Frequency Synthesizer for DCS-1800 Wireless Communication Systems
作者: 蔡俊良
Jiu-Liang Tsai
吳重雨
Chung-Yu Wu
電子研究所
關鍵字: 頻率合成;鎖相迴路;低通濾波器;frequency synthesis;phase-locked loops;PLL;low pass filter
公開日期: 2002
摘要: 本論文主要是在實現適用於DCS-1800 無線通訊規格之互補式金氧半頻率合成器,作為本地振盪產生器之用途。此電路中包含了壓控振盪器,預先除頻器,可程式計數器,相位頻率偵測器,電荷充放電電路,以及低通濾波器。另外,還包含了一個移位暫存器,作為輸入數位碼以提供通道選擇之用。在這個電路中,一個改良的主動式雙路徑低通濾波器將被提出。藉此技巧,可以將三階的低通濾波器整合到晶片上,而不需要外掛被動元件。整個電路原理和動作大致如下: 首先電路由壓控振盪產生一個射頻訊號。這個射頻訊號經由預先除頻器轉為低頻的數位訊號,再透過可程式計數器頻率降頻為Fdiv。然後用相位頻率偵測器去比較輸入參考頻率(fref)和Fdiv的相位差。這個相位差會透過電荷充放電轉成類比訊號,透過低通濾波器變成一個近似 dc 的類比連續信號。這個訊號可以用來控制壓控震盪器,把射頻訊號的頻率調高或調低。經由這樣的迴授機制,最後從壓控振盪器輸出的訊號頻率將是參考頻率 fref 的整數倍。把一個精準穩定的低頻訊號提升到不同的高頻頻段,完成了頻率合成的工作 整個電路是操作在 3.3伏特,以台灣積體電路公司零點三五微米互補式金氧半製程實現,壓控振盪器的中心頻率為 1.8 GHz,調頻範圍約為 477 MHz ( 26.5﹪),功率消耗約 12.3mW。整個頻率合成器消耗功率約為 40mW,晶片面積約是 1.6 mm x 0.8 mm,並送交由國科會晶片製造中心進行製作。最後予以量測。
This thesis is primary to implement a CMOS frequency synthesizer in DCS-1800 wireless application as a local oscillator. The circuit consists of a voltage-controlled oscillator (VCO), prescalar, programmable counter, phase frequency detector, charge pump circuit, and a low-pass filter. Besides, a shift register is also included for digital code inputs for which provides channel selection. In the circuit, an improved active dual-path loop filter is proposed. By this technique, a third-order loop filter can be integrated on chip without external passive components. Operational principles of all the circuit is as follows: First, the voltage-controlled oscillator generates an radio-frequency (RF) signal. This RF signal frequency is down-converted to low frequency through prescalar. And again, the output frequency is down to lower frequency (Fdiv). After that, Phase Frequency Detector will detect the phase difference of the input reference frequency (Fref) and Fdiv. The phase difference becomes a successive dc-like analog signal by low pass filter. It will control the voltage-controlled oscillator, which tuning the RF signal up or down. Finally, the feeedback mechanism attains that the output frequency will be integral multiple of the reference frequency, fref. Frequency synthesis is achieved by making a precise low reference frequency, fref, up-converted to different high frequency band. All the circuits are operated at 3.3V power supply, implemented with TSMC0351P4M CMOS process technology. Central frequency of the voltage-controlled oscillator is 1.8 GHz, tuning range is 477 MHz ( 26.5﹪), power dissipation is about 12.3mW. The whole synthesizer dissipates about 40 mW, die size is 1.6mm x 0.8mm. It chip is implemented by Chip Implementation Center. Finally, the chip is measured.
URI: http://140.113.39.130/cdrfb3/record/nctu/#NT910428007
http://hdl.handle.net/11536/70349
顯示於類別:畢業論文